Pipelined Architecture (2A)

Young Won Lim 4/7/18 Copyright (c) 2014 - 2018 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using LibreOffice.

Young Won Lim 4/7/18 ARM System-on-Chip Architecture, 2nd ed, Steve Furber

3-stage Pipeline




Register-Register Operations



ARM Architecture (2A) Pipelined Architecture


Register-Immediate Operations



Pipelined Architecture


6

STR - 1st Cycle




7

STR - 2nd Cycle




4/7/18

B - 1st Cycle



9

B - 2nd Cycle



4/7/18

ARM Instruction Set

The load-store architecture

3-address data processing instructions

(2 source registers + 1 destination register)

Conditionally executes every instruction


Multiple data transfer instruction

Single cycle execution of shift and ALU operations


Open instruction set for coprocessors

A very dense 16-bit compressed instruction set (Thumb)


3-stage



3 stage pipeline – single cycle




3-stage pipeline – multi-cycle



the decode logic is involved in all the <u>decode</u> cycle the <u>address calculation</u> the datapath is involved in all the <u>execute</u> cycle the <u>address calculation</u> the <u>data transfer</u>

3-stage pipeline – multi-cycle




3-stage pipeline – multi-cycle

decode logic	datapath
	datapath
	fetch

fetch	decode logic	datapath	-	i-th instruction
	fetch	decode logic		(i+1)-th instruction
		fetch	-	(i+2)-th instruciton

ARM Exception Handling



References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf