Carry Chain Adder (6A)

- - •

Copyright (c) 2021 -- 2010 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Manchester Carry Chain

```
the output node \overline{q(i+1)} is precharged,
when the synchronization signal is equal to 0 (ck=0),
```

```
when ck=1, the output node is discharged
if either p(i) = 1 and the preceding node \overline{q(i)}
has been discharged, or
if g(i)=1.
```

In order that it works properly g(i) and p(i) should <u>not</u> be equal to 1 simultaneously so that the definition of g(i) <u>cannot</u> be <u>relaxed</u> as in the preceding case

p(i)	0	1	g(i)	0	1
0	0	1	0	0	0
1	1	0	1	0	1



Synthesis of Arithmetic Circuits: FPGA, ASIC and Ebedded Systems, J-P Deschamps et al

Manchester Carry Chain

Carry section of FA



Digital Electronics and Design with VHDL,V, A< Pedroni

Static Carry Circuit



Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Static Carry Circuit – using G, P



P cannot be relaxed

$$= a \oplus b$$
 $P = a + b$

$$G = a \cdot b$$

P

Digital Electronics and Design with VHDL,V, A< Pedroni

Static Carry Circuit – using G, P



Static Carry Circuit – using G, P, K



$$P = a \oplus b$$
$$G = a \cdot b$$
$$K = \overline{a} \cdot \overline{b}$$

Digital Electronics and Design with VHDL,V, A< Pedroni

Static Carry Circuit – using G, P, K



 $P = a \oplus b$

 $G = a \cdot b$



Digital Electronics and Design with VHDL,V, A< Pedroni

Carry Chain Adder (6D) CMOS





Digital Electronics and Design with VHDL,V, A< Pedroni

Carry Chain Adder (6D) CMOS



Carry Chain Adder (6D) CMOS







A multiplexer-based 4-bit adder

cascading four such stages supplying P_i , G_i

This is commonly called a **Manchester carry adder**

not Manchester carry chain adder

There is some similarity with the domino carry circuit (nMos) Manchester carry chain adder

However, the intermediate carry gates are no longer needed, (G_i, P_i) Because the carry values are available in a distributed fashion





The 4-bit adder is chosen to reduce the number of series-propagate transistors Which improves the speed

Note that if all propagate signals are true, and CI is high , six series n-transistors Pull the output node lo in the case of the dynamic gate While five transistors re in series in the static gate

Manchester Carry Chain – Dynamic Logic

However, <u>not</u> all logic families have these **internal nodes**, **CMOS** being a major example.

Dynamic logic can support shared logic, as can transmission gate logic.

One of the major downsides of the Manchester carry chain is that the **capacitive load** of all of these outputs, together with the resistance of the transistors causes the **propagation delay** to increase much <u>more quickly</u> than a regular carry lookahead.

A Manchester-carry-chain section generally doesn't exceed 4 bits.

https://en.wikipedia.org/wiki/Carry-lookahead_adder



When **CLK** is **low**, the output node is precharged by the **pull-up** transistor

Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS



When **CLK** goes **high**, the n **pull-down** transistor turns on If carry generate **G=AB** is **true**, then the output node **discharge**

$$c_i = G_i + P_i c_{i-1}$$



When **CLK** goes **high**, the n **pull-down** transistor turns on If carry propagate **P=A+B** is **true**, then a **previous carry** may be coupled to the output node, <u>conditionally</u> **discharging** it

Note that in this circuit CARRY is actually propagated



$$c_i = G_i + P_i c_{i-1}$$





This requires P must not be relaxed	p(i)	0	1	g(i)	0	1
	0	0	1	0	0	0
$P \equiv a \oplus b$	1	1	0	1	0	1

Digital Electronics and Design with VHDL,V, A< Pedroni



Dynamic Manchester Carry-Chain Adder



Digital Electronics and Design with VHDL,V, A< Pedroni

Other representation I



Digital Electronics and Design with VHDL,V, A< Pedroni



Other representation II



Digital Electronics and Design with VHDL,V, A< Pedroni

Dynamic Carry Circuit – C₀



$$c_{out} = Pc_i + G$$

Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS



Young Won Lim 11/9/21

$$c_0 = G_0 + P_0 c_{in}$$

Dynamic Carry Circuit – C₀, C₁, C₂, C₃





Dynamic Carry Circuit – C₁



Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS

Dynamic Carry Circuit – C₂ (1)



Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS

Dynamic Carry Circuit – C_2 (2)



 $c_{0} = G_{0} + P_{0}c_{in}$ $c_{1} = G_{1} + P_{1}c_{0}$ $c_{2} = G_{2} + P_{2}c_{1}$

Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS

Dynamic Carry Circuit – C₃ (1)



Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Dynamic Carry Circuit – C_3 (2)



 $c_{0} = G_{0} + P_{0}c_{in}$ $c_{1} = G_{1} + P_{1}c_{0}$ $c_{2} = G_{2} + P_{2}c_{1}$ $c_{3} = G_{3} + P_{3}c_{2}$

Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS

Dynamic Carry Circuit – C_3 (3)



Principles of CMOS VLSI design – A Systems Perspective, N Weste, K Eshraghian

Carry Chain Adder (6D) CMOS

References

- [1] http://en.wikipedia.org/
- [2] J-P Deschamps, et. al., "Sunthesis of Arithmetic Circuits", 2006