ARM Link

Young W. Lim

2021-12-08 Wed

Young W. Lim

ARM Link

2021-12-08 Wed 1 / 64

3

イロト イヨト イヨト イヨト





Young W. Lim

ARM Link

2021-12-08 Wed 2 / 64

3

▶ < ≣ >

• • • • • • • • •

"Study of ELF loading and relocs", 1999 http://netwinder.osuosl.org/users/p/patb/public_html/elf_ relocs.html

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one.

- gcc -v
- gcc -m32 t.c
- sudo apt-get install gcc-multilib
- sudo apt-get install g++-multilib
- gcc-multilib
- g++-multilib
- gcc -m32
- objdump -m i386

-47 ▶

TOC: GNU ELF Addresses

Young	

3

- the linker combines *input* files into a single *output* file
 - input object files
 - output object / executable file
 - all in object file format

https://www.zeuthen.desy.de/dv/documentation/unixguide/infohtml/binutils/docs/ld/

• each object file has a list of sections

- input sections
- output sections
- each section in an object file has
 - a name
 - a size
 - section contents :

most sections are associated with block of data

https://www.zeuthen.desy.de/dv/documentation/unixguide/infohtml/binutils/docs/ld/

a loadable section

• the <u>contents</u> should be *loaded* into memory when the output file is *run*

an allocatable section

- a section with no contents may be allocatable
- an area in memory should be set aside but nothing should be loaded there
- in some cases, this memory must be filled with /zero/es
- sections for debugging

https://www.zeuthen.desy.de/dv/documentation/unixguide/infohtml/binutils/docs/ld/

• section: tell the linker if a section is either:

- raw data to be loaded into memory,
 - e.g. .data, .text, etc.
- <u>formatted</u> <u>metadata</u> about other sections, that will be used by the linker, but disappear at runtime
 - e.g. .symtab, .srttab, .rela.text

https://stackoverflow.com/questions/14361248/whats-the-difference-of-section-and-

- segment: tells the operating system:
 - where should a segment be loaded into virtual memory
 - what permissions the segments have (read, write, execute).
 - this can be efficiently enforced by the processor

https://stackoverflow.com/questions/14361248/whats-the-difference-of-section-and-s

- ELF Object file view (Linker input)
- Linker view
- ELF Image file view (Linker output)

- The ELF object file view comprises input sections
- The ELF object file can be:
 - A relocatable file

that holds code and data suitable

- for linking with other object files to create an executable or a shared object file.
- A shared object file that holds code and data.

- The linker has two views for the address space of a program
 - The load address of a program fragment
 - The execution address of a program fragment

- The load and execution addresses become *distinct* in the presence of the following program fragments (code or data)
 - overlaid
 - position-independent
 - relocatable
- if a fragment is *position-independent* or *relocatable* its *execution address* can *vary during execution*

• The load address of a program fragment

- the target address that the linker expects an external agent to *copy* the fragment from the ELF file.
 - such as a program loader, dynamic linker, or debugger
- this might not be the address at which the fragment executes
- The execution address of a program fragment
 - the target address where the linker expects the fragment to *reside* whenever it participates in the *execution* of the program.

• The ELF image file view comprises

program segments and output sections:

- A load region corresponds to a program segment
- An execution region contains one or more of the following output sections
 - RO section.
 - RW section.
 - XO section.
 - ZI section.

• One or more execution regions make up a load region

- Input sections
 - RO, RW, XO, ZI attributes
- Output sections
 - a group of input sections with the same attributes
- Regions
 - upto three output sections
 - RO-RW-ZI
 - XO-RW-ZI
- Program segments

- an individual section from an input object file
- contains code, initialized data,
- or describes a fragment of memory
 - that is not initialized or
 - that must be set to zero before the image can execute.
- These properties are represented by attributes such as RO, RW, XO, and ZI.
- These attributes are used by armlink to group input sections into bigger building blocks called output sections and regions

• a group of input sections

- that have the same RO, RW, XO, or ZI attribute,
- that are <u>placed</u> <u>contiguously</u> in memory by the linker.
- an output section has the same attributes as its constituent input sections
- within an output section, the input sections are sorted according to the section placement rules

- contains up to <u>three</u> output sections depending on the <u>contents</u> and the <u>number</u> of <u>sections</u> with different <u>attributes</u>
- By default, the output sections in a region are sorted according to their attributes:
- A region typically <u>maps</u> onto a physical memory device, such as ROM, RAM, or peripheral.
- You can <u>change</u> the <u>order</u> of <u>output sections</u> using <u>scatter-loading</u>

- If no XO output sections are present, (RO RW ZI) then the RO output section is placed first, followed by the RW output section, and finally the ZI output section.
- If all code in the execution region is execute-only, (XO RW ZI) then an XO output section is placed first, followed by the RW output section, and finally the ZI output section.

a program segment

- corresponds to a load region
- contains execution regions

• program segments hold information such as text and data

ELF object file view	Linker view	ELF image file view
Program Header Table	Program Header Table	Program Header Table
(optional)		
input section 1.1.1	Load Region 1	Segment 1
input section 1.1.2	[Exec Region 1]	[Load Region 1]
input section 1.2.1		- output section 1.1
input section 1.3.1		- output section 1.2
input section 1.3.2		- output section 1.3
input section 2.1.1	Load Region 2	Segment 2
input section 2.1.2	[Exec Region 2]	[Load Region 2]
input section 2.1.3		- output section 2.1
* * *	* * *	* * *
Section Header Table	Section Header Table	Section Header Table
	(optional)	(optional)

Young W. Lim	ARM Link	2021-12-08 Wed	23 / 64

- The memory map of an image has distinct views:
 - load view
 - execution view

- image regions are *placed* in the system memory map at load time.
- the location of the regions in memory might *change* during *execution*

- in order to execute the image, some of image regions must be moved to their <u>execution addresses</u> and create the <u>ZI output sections</u>
- for example, *initialized RW data* might have to be copied
 <u>from</u> its load address in ROM to its execution address in RAM.

load view

Describes each image region and section in terms of the <u>address</u> where it is located when the image is <u>loaded</u> into memory, that is, the location before image execution starts.

execution view

Describes each image region and section in terms of the <u>address</u> where it is located during image execution.

load address

- the address where a section or region is loaded into memory <u>before</u> the image containing it starts executing.
- the load address of a section or a non-root region can differ from its execution address.
- load region
 - describes the layout of a contiguous chunk of memory in load address space

• execution address

• the address where a section or region is located while the image containing it is being executed

• execution region

• describes the layout of a contiguous chunk of memory in execution address space

- a <u>firmware protection</u> technique to help *prevent* 3rd parties from *stealing* or *reverse engineering* firmware and at the same time allowing 3rd parties to add *additional software* to the chips and utilize the protected APIs in XOM.
- This technique is different from chip-level, read-out-protection, which can block the read-back of the entire firmware.

https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog

	Load view	0x0FFFF	Exec view
RAM		0x0A000	ZI section
RAM		0x08000	RW section
ROM	RW section	0x06000	
-			
ROM	RO section	0x00000	RO section

Young	۱۸/	Lim
roung	vv.	L

∃ ▶ ∢

Image: A matrix and a matrix

3

	Load view	0x0FFFF	Exec view
RAM		0x0A000	ZI section
RAM	RW section	0x08000	RW section
ROM	RO section	0x06000	RO section
XOM	XO section	0x00000	XO section

24	14/	
Young	VV.	Lim

Image: A matrix and a matrix

3

Type 1 image

- one load region and contiguous execution regions
- This approach is suitable for systems that load programs into RAM, for example, an OS bootloader or a desktop system.
- Load view

The single load region consists of the RO and RW output sections, placed consecutively. The RO and RW execution regions are both root regions. The ZI output section does not exist at load time. It is created before execution, using the output section description in the image file.

Execution view

The three execution regions containing the RO, RW, and ZI output sections are arranged contiguously. The execution addresses of the RO and RW execution regions are the same as their load addresses, so nothing has to be moved from its load address to its execution address. However, the ZI execution region that contains the ZI output section is created at run-time.

- one load region and non-contiguous execution regions
- for ROM-based embedded systems, where RW data is copied from ROM to RAM at startup:
- Load view

in the load view, the single load region consists of the RO and RW output sections placed consecutively, for example, in ROM. Here, the RO region is a root region, and the RW region is non-root. The ZI output section does not exist at load time. It is created at runtime.

Execution view

In the execution view, the first execution region contains the RO output section and the second execution region contains the RW and ZI output sections.

https://developer.arm.com/documentation/dui0474/h/image-structure-and-generation/

Type 3 image

- two load regions and non-contiguous execution regions
- A Type 3 image is similar to a Type 2 image except that the single load region is split into two root load regions
- Load view

In the load view, the first load region consists of the RO output section, and the second load region consists of the RW output section. The ZI output section does not exist at load time. It is created before execution, using the description of the output section contained in the image file

Execution view

In the execution view, the first execution region contains the RO output section, and the second execution region contains the RW and ZI output sections.

https://developer.arm.com/documentation/dui0474/h/image-structure-and-generation/

Image: A matrix and a matrix

- enables you to specify the memory map of an image to the linker using a description in a text file.
- gives you complete control over the grouping and placement of image components.
- generally, for images with a complex memory map
 - multiple memory regions are *scattered* in the memory map at load and execution time

https://developer.arm.com/documentation/dui0474/f/using-scatter-files/about-scatter-fi

- an <u>image</u> memory map is made up of regions and output sections
- every region in the memory map can have a different load and execution address

https://developer.arm.com/documentation/dui0474/f/using-scatter-files/about-scatter-fi

• to construct the memory map of an image, the linker must have:

- grouping information describes how input sections are grouped into output sections and regions
- placement information describes the addresses where regions are to be located in the memory maps.

https://developer.arm.com/documentation/dui0474/f/using-scatter-files/about-scatt

- When the linker creates an image using a scatter file, it creates some region-related symbols.
- The linker creates these special symbols only if your code references them.

https://developer.arm.com/documentation/dui0474/f/using-scatter-files/about-scatter-fi

- By default, the linker places input sections in a specific order within an execution region.
- The sections are placed in the following order:
 - By attribute
 - By input section name if they have the same attributes.
 - By a tie-breaker if they have the same attributes and section names.

https://www.keil.com/support/man/docs/armclang_ref/armclang_ref_Chunk1932994948.h

• By default, it is the order that armlink processes the section.

- By attribute as follows:
 - Read-only (RO) code
 - Read-only (RO) data.
 - Read-write (RW) code.
 - Read-write (RW) data.
 - Zero-initialized (ZI) data.
- By input section name if they have the same attributes.
- By a tie-breaker if they have the same attributes and section names.
- override the tie-breaker and sorting by input section name with the FIRST or LAST input section attribute.

https://www.keil.com/support/man/docs/armclang_ref/armclang_ref_Chunk1932994948.h

- the positions of input sections with *identical* attributes and names included from libraries depend on the order the linker processes objects.
- difficult to predict when many libraries are present on the command line.

The --tiebreaker=cmdline option uses a more predictable order based on the order the section appears on the command line.

https://www.keil.com/support/man/docs/armlink/armlink_pge1362065900278.htm

- The base address of each input section is determined by the sorting order defined by the linker, and is correctly aligned within the output section that contains it.
- The linker produces *one* output section for *each* attribute present in the execution region:
 - One XO section if the execution region contains only XO sections.
 - One RO section if the execution region contains read-only code or data.
 - One RW section if the execution region contains read-write code or data.
 - One ZI section if the execution region contains zero-initialized data.

https://www.keil.com/support/man/docs/armlink/armlink_pge1362065900278.htm

- p_vaddr is a virtual address,
 p_paddr is a physical address.
- these are the addresses at which the *data* in the file will be loaded.
- they <u>map</u> the contents of the file into their corresponding memory locations

https://stackoverflow.com/questions/16812574/elf-files-what-is-a-section-and-why-

• physical addresses are the raw memory addresses.

- on modern operating systems, physical addresses are no longer used in the user space Instead, user space programs use virtual addresses.
- the OS deceives that
 - the user space program uses the memory alone,
 - the entire address space is available for it.
- the OS <u>maps</u> those virtual addresses to physical addresses in the actual memory, and it does it transparently to the program.

https://stackoverflow.com/questions/16812574/elf-files-what-is-a-section-and-why-

- <u>not</u> every address in the virtual address space is available simultaneously
- limited by the actual physical memory available.
- the OS just <u>maps</u> the memory for the <u>segments</u> the program actually uses
- if the process tries to access some <u>unmapped memory</u>, the operating system incurs memory access fault (The program can address it, but it cannot access it)

https://stackoverflow.com/questions/16812574/elf-files-what-is-a-section-and-why-

- executable and shared object files have a base address :
 - the lowest virtual address associated with the memory image of the program's object file.
- to <u>relocate</u> the <u>memory image</u> of the program during <u>dynamic linking</u>

- an executable or shared object <u>file's</u> base address is calculated during <u>execution</u> from three values:
 - the memory load address
 - the maximum page size
 - the lowest virtual address of a program's loadable segment
 - the virtual addresses in the program headers might <u>not</u> represent the actual virtual addresses of the program's memory image

- to compute the base address
 of an executable or shared object file
 you determine the memory addreses associated with
 the lowest p_vaddr value
 for a PT_LOAD segment.
- then obtain the base address
 by *truncating* the memory address
 to the nearest multiple of the maximum page size.
- depending on the kind of file being loaded into memory, the memory address might not match the p_vaddr values.

- PT_LOAD specifies a loadable segment, described by p_filesz and p_memsz
- the bytes from the <u>file</u> are mapped to the beginning of the memory segment.
- loadable segment entries in the program header table

appear in ascending order, sorted on the p_vaddr member.

- if the <u>segment's memory size</u> is larger than the <u>file size</u> (p_memsz > p_filesz), the extra bytes are defined to hold the value 0 and to follow the segment's <u>initialized area</u>
- the <u>file size cannot</u> be larger than the <u>memory size</u> (p_memsz < p_filesz not possible case)

- The load address is the location of an object in the load image
- The run address is the location of the object as it exists during program execution
- An object is a chunk of memory. It represents a section, segment, function, or data.

https://downloads.ti.com/docs/esd/SPRU513/load-and-run-addresses-slau1317366.html

• The load and run addresses for an object may be the same

- This is commonly the case for <u>program code</u> and <u>read-only data</u>, such as the .econst section.
 - the program can read the data directly from the load address
- sections that have <u>no initial value</u>, such as the .ebss section
 - do not have load data
 - considered to have the same load and run addresses
 - if you specify <u>different</u> load and run addresses for an <u>uninitialized</u> section, the linker provides a warning and ignores the load address.

https://downloads.ti.com/docs/esd/SPRU513/load-and-run-addresses-slau1317366.html

• The load and run addresses for an object may be different.

- This is commonly the case for <u>writable</u> data, such as the .data section.
- The .data section's starting contents are placed in ROM and *copied to* RAM.
- This often occurs during program startup, but depending on the needs of the object, it may be deferred to sometime later in the program

https://downloads.ti.com/docs/esd/SPRU513/load-and-run-addresses-slau1317366.html

- every loadable or allocatable output section has two addresses.
- the VMA (Virtual Memory Address)
 - the address the *output section* will have when the output file is run
- the LMA (Load Memory Address)
 - the address at which the output section will be loaded

https://www.zeuthen.desy.de/dv/documentation/unixguide/infohtml/binutils/docs/ld/

- in most cases, VMA and LMA will be the same
- VMA and LMA might be <u>different</u> when a *data section* is <u>loaded</u> from ROM, and then <u>copied</u> into RAM when the program starts up
 - this technique is often used to initialize <u>global variables</u> in a ROM based system
 - in this case the <u>ROM address</u> would be the LMA and the RAM address would be the VMA

https://www.zeuthen.desy.de/dv/documentation/unixguide/infohtml/binutils/docs/ld/

- The section header contains a single address.
- the address in the section header is the VMA
- The program headers contain the mapping of VMA to LMA
- objdump -x

https://stackoverflow.com/questions/6218384/virtual-and-physical-addresses-of-sec

ELF section header example					
Sections:					
Idx Name	Size	VMA	LMA	File off	Algn
					
3 .bss	0000004	00000048	0000018c	00000240	2**1
	ALLOC				

- .bss has a VMA 0x048
- .bss has a LMA 0x18c

https://stackoverflow.com/questions/6218384/virtual-and-physical-addresses-of-sec

э

< 47 ▶

ELF program header example

Program Header:

<a few lines removed>

LOAD off 0x00000240 vaddr 0x00000048 paddr 0x0000018c align 2**0 filesz 0x0000000 memsz 0x0000004 flags rw-

- a vaddr of 0x048 (VMA)
- a paddr of 0x18c (LMA)

https://stackoverflow.com/questions/6218384/virtual-and-physical-addresses-of-sec

・ 何 ト ・ ヨ ト ・ ヨ

- ELF file segment does <u>have</u> the physical address attribute ELF file section does <u>not</u> have physical address attribute.
- It is possible though to <u>map sections</u> to corresponding <u>segment memory</u>.
- The meaning of physical address is architecture dependent and may vary between different OS's and hardware platforms.

https://stackoverflow.com/questions/6218384/virtual-and-physical-addresses-of-sec

- VMA and LMA are GNU utility terminology not in the ELF specification.
- an ELF executable file has program header fields :
 - p_paddr
 - p_vaddr

https://stackoverflow.com/questions/39888381/elf-loading-when-vma-lma

p_vaddr

 this member gives the virtual address at which the first byte of the segment resides in memory

p_paddr

- on systems for which physical addressing is <u>relevant</u>, this member is reserved for the <u>segment's physical address</u>
- because System V ignores physical addressing for application programs, this member has unspecified contents for executable files and shared objects.

https://refspecs.linuxbase.org/elf/gabi4+/ch5.pheader.html

- by default, ARM IDE DS-5 uses p_vaddr, which is the standard
- Usage of p_paddr is a quality of implementation, and is left very loosely defined in the specification.
- The ARM <u>Compiler</u>, <u>Linker</u> and C <u>Library</u> does <u>not</u> generate this information (p_vaddr, p_paddr) since the relocation process is handled internally (scatter loading).

https://stackoverflow.com/questions/39888381/elf-loading-when-vma-lma

- some environments use p_paddr
 - not as a physical address,
 - but the load address (hence LMA),
- some use p_paddr
 - as an address to resolve symbols before and after MMU is enabled

https://stackoverflow.com/questions/39888381/elf-loading-when-vma-lma