Simulation Timing Models (1A)

- Gate-level Timing Model
- Procedural Timing Model
- Gate-level Models and Timing
- Dataflow Models and Timing
- Behavioral Models and Timing

Copyright (c) 2012 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Young Won Lim 05/14/2013

Gate-level Timing Model



Procedural Timing Model



Only sensitive to a subset of of their inputs – sensitivity list

This sensitivity changes over time with the execution of the model

The previously scheduled events will not be canceled – multiple events: indeterminate execution

Behavioral Modeling – Sequential



Timing Model (1A)

Procedural Timing Model – simulating gate

nor #2 (z, a, b);

In the gate level timing model, the previously scheduled event will be canceled by a new event

always @ (a, b) #2 z = ~(a | b);

Procedural assignment makes the behavioral model insensitive to the inputs during the propagation delay of the gate

Sequential Assignment (2)

References

- [1] http://en.wikipedia.org/
- [2] T.R. Padmanabhan, B.T. Sundari, "Design Through Verilog HDL
- [3] D.E. Thomas, P.R. Moorby, "The Verilog Hardware Description Language", 3rd ed