FPGA Carry Chain Adder (1A)

## Copyright (c) 2010 -- 2020 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

## FPGA Carry Chain Cell



$$
\begin{aligned}
& s_{i}=\left(a_{i} \oplus b_{i}\right) \oplus c_{i}=p_{i} \oplus c_{i} \\
& c_{i+1}=\left(a_{i} \cdot b_{i}\right)+\left(a_{i} \oplus b_{i}\right) c_{i}=\overline{p_{i}} \cdot g_{i}+p_{i} \cdot c_{i}=\overline{p_{i}} \cdot a_{i}+p_{i} \cdot c_{i}=\overline{p_{i}} \cdot b_{i}+p_{i} \cdot c_{i}
\end{aligned}
$$

$$
\text { when } \bar{p}_{i}=1 \text {, then } a_{i}=b_{i}
$$

$$
\text { when } g_{i}=1 \text {, then } a_{i}=b_{i}=1
$$

| $\mathrm{p}(\mathrm{i})$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 1 | 0 |


| $\mathrm{g}(\mathrm{i})$ | 0 | 1 |
| ---: | :--- | :--- |
| 0 | 0 | 0 |
| 1 | 0 | 1 |

## FPGA Carry Chain Cell



## FPGA Carry Chain

FPGAs generally contain dedicated computation resources
for generating fast adders

The Virtex family programmable arrays include logic gates (XOR) and multiplexers that along with the general purpose lookup tables allow one to build effective carry-chain adders

The carry chain is made up of multiplexers belonging to adjacent configurable blocks
the lookup table is used for implementing the exclusive or function
$p(i)=x(i) \operatorname{xor} y(i)$

## FPGA Carry Chain Cell


Cout1, Cout2 : functions of $\mathrm{X}, \mathrm{Y}, \mathrm{Cin}$
Cout1 $=X+Y$ when Cin=1
Cout0 $=X Y$ when $\operatorname{Cin}=0$
Cout $=(X+Y)$ Cin $+X Y \overline{\text { Cin }}$
Cout $=P^{\prime} \mathrm{Cin}+G \overline{\mathrm{Cin}} \quad \ldots \mathrm{P}^{\prime}=\operatorname{relaxed} \mathrm{P}$

| Cout1 | Cout0 | Cout | Name |
| :---: | :---: | :---: | :--- |
| 0 | 0 |  |  |
| 0 | 1 | $\overline{\text { Cin }}$ | Kill |
| 1 | 0 | Cinverse Propagate | Propagate |
| 1 | 1 | 1 | Generate |

## FPGA Carry Chain Cell



| Cin |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Cin |  |  |  |  |
| X | Y | Cout1 | Cout0 |  |
| 0 | 0 | 0 | 0 | $\bar{X} \bar{Y}$ |
| 0 | 1 | 1 | 0 | $\bar{X} \bar{Y}$ |
| 1 | 0 | 1 | 0 | $X \bar{Y}$ |
| 1 | 1 | 1 | 1 | $X Y$ |

Cout : functions of $\mathrm{X}, \mathrm{Y}, \mathrm{Cin}$

$$
\begin{aligned}
& \operatorname{Cout}(X, Y, 1)=\operatorname{Cout} 1=X+Y \\
& \operatorname{Cout}(X, Y, 0)=\operatorname{Cout} 0=X Y \\
& \operatorname{Cout} 1=X+Y \text { when } \operatorname{Cin}=1 \\
& \operatorname{Cout} 0=X Y \text { when } \operatorname{Cin}=0
\end{aligned}
$$

Cout1 $=P^{\prime}$ Cin ... $P^{\prime}=$ relaxed $P$
Cout0 $=\mathrm{G}$ Cin
High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

## FPGA Carry Chain Cell



| Cout0 | Cout1 | Cout | Name |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Kill |
| 0 | 1 | Cin | Propagate |
| 1 | 0 | $\overline{\text { Cin }}$ | Inverse Propagate |
| 1 | 1 | 1 | Generate |


| Cout1 | Cout0 | Cout | Name |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Kill |
| 0 | 1 | $\overline{\text { Cin }}$ | Inverse Propagate |
| 1 | 0 | Cin | Propagate |
| 1 | 1 | 1 | Generate |



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

## Carry Chain



| Cin |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Cin |  |  |  |  |
| X | Y | Cout1 | Cout0 |  |
| 0 | 0 | 0 | 0 | $\bar{X} \bar{Y}$ |
| 0 | 1 | 1 | 0 | $\bar{Y} \bar{Y}$ |
| 1 | 0 | 1 | 0 | $X \bar{Y}$ |
| 1 | 1 | 1 | 1 | $X Y$ |


| Carry Out |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{X}$ | Y | Cin |  |
| 0 | 0 | Cin | Cin |
| 0 | 1 | Cin | Cin |
| 1 | 0 | Cin | Cin |
| 1 | 1 | Cin | Cin |

## Parity Checker



| Cin |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Cin |  |  |  |  |
| X | Y | Cout1 | Cout0 |  |
| 0 | 0 | 1 | 0 | $\bar{X} \bar{Y}$ |
| 0 | 1 | 0 | 1 | $\bar{X} \bar{Y}$ |
| 1 | 0 | 0 | 1 | $X \bar{Y}$ |
| 1 | 1 | 1 | 0 | $X Y$ |



Computing Parity

| $X \oplus Y \oplus$ Cin |  |
| :--- | :--- |
| $0 \oplus 0 \oplus$ Cin | Cin |
| $0 \oplus 1 \oplus C$ Cin | $\frac{\text { Cin }}{C i n}$ |
| $1 \oplus 0 \oplus C$ Cin |  |
| $1 \oplus 1 \oplus C$ Cin | Cin |

## Ripple Carry Chain



## Ripple Carry Chain



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

## FPGA Carry Chain Cell



Significantly slower
Two muxes on the carry chain in each cell
Delay 1 for first cell
Delay 3 for each additional cell in the carry chain
1 delay for mux 2 and 2 delays for mux 1
Overall $2 n-2$ for an $n$-cell carry chain
The critical path comes from th 2-LUTs and not input $Z$ Since the delay through the 2-LUTs will be larger than Through mux 2 in the first cell

## FPGA Carry Chain Cell



- not logically equivalent
- no longer use the $Z$ input in the first cell since $Z$ is only attached to mux2 and mux 2 does not lead to the carry cells


## FPGA Carry Chain Cell


for cells in the middle of a carry chain mux2 passes Cout1 mux3 passes Cout0 mux4 receives Cout1 and Cout0 provides a standard ripple carry path.


For the first cell in a carry chain with a carry input (provided by input Z), mux2 and mux3 both pass the value from mux1
the two main inputs to mux4 are identical the output of mux4 (Cout) will be the same as the output of mux1 (ignoring Cin)

## FPGA Carry Chain Cell



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry
mux1's main inputs are driven by two 2-LUTs (OR, AND) controlled by $X$ and $Y$ mux1 forms a 3-LUT with the other 2-LUTs

When mux2 and mux3 pass the value from mux1 (Cout1 and Cout2 respectively)
the circuit is configured to continue the carry chain
Functionally equivalent


## FPGA Carry Chain Cell


a delay of 3 in the first cell
( 1 in mux1, 1 in mux2, 1 in mux4)
2 in all other cells in the carry chain an total delay of $2 n+1$ for an $n$-bit carry chain
t1 gate delay slower than that of fig 2a, a carry input to the first cell is enabled

Also, for carry computations that do not need this feature, the first cell in a carry chain built from fig 2 b can be configured to bypass mux1, reducing the overall delay to 2 n , which is identical to that of fig2a.
in order to implement a n-bit carry chain with a carry input, the design of fig 2a requires an additional cell at the beginning of the chain to bring in this input, resulting in a delay of $2(n+1)=2 n+2$, which is lower than that of the design in fig2b
thus, the design of fig 2 b is the preferrred ripple carry design among those presented so far

## FPGA Carry Chain Cell

However, carry chains built from this design have a delay of 3 in the first cell ( 1 in mux1, 1 in mux2, 1 in mux4) and 2 in all other cells in the carry chain, yielding an overall delay of $2 n+1$ for an $n$-bit carry chain.
thus, although this design is 1 gate delay slower than that of fig 2 a , it provides the ability to have a carry input to the first cell in a carry chain, something that is important in many computations.
Also, for carry computations that do not need this feature, the first cell in a carry chain built from fig 2 b can be configured to bypass mux1, reducing the overall delay to 2 n , which is identical to that of fig2a.
on the other hand, in order to implment a n-bit carry chain with a carry input, the designof fig 2 a requires an additional cell at the beginning of the chain to bring in this input, resulting in a delay of $2(n+1)=2 n+2$, which is lower than that of the design in fig2b thus, the design of fig $2 b$ is the preferrred ripple carry design among those presented so far

## FPGA Carry Chain Cell



## FPGA Carry Chain Cell



$$
\text { Cout }_{i}=\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)
$$

## FPGA Carry Chain Cell



$$
\text { Cout }_{i}=\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)
$$

## Fast Carry Logc

Carry Select Adder

Carry Lookahead Adder
Brent-Kung
Variable Block
Ripple Carry Adder

## FPGA Carry Chain Cell



High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

## FPGA Carry Chain Cell



$$
\operatorname{Cout}_{i}=\left(\operatorname{Cout}_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)
$$

$$
\begin{aligned}
& \text { Cout }_{1}=\left(\text { Cout }_{0} \cdot C 1_{1}\right)+\left(\overline{\text { Cout }_{0}} \cdot C 0_{1}\right) \\
& \text { Cout }_{1}=\left(C 1_{0} \cdot C 1_{1}\right)+\left(\overline{C 1_{0}} \cdot C 0_{1}\right)
\end{aligned}
$$

Cout $_{i+1}=\left(\right.$ Cout $\left._{i} \cdot C 1_{i+1}\right)+\left({\left.\overline{\text { Cout }_{i}} \cdot C 0_{i+1}\right)}\right.$
Cout $_{i+1}=\left(\left[\left(\right.\right.\right.$ Cout $\left.\left.\left.\left._{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)\right] \cdot C 1_{i+1}\right)+\left(\overline{\left[\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)\right.}\right] \cdot C 0_{i+1}\right)$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

## FPGA Carry Chain Cell



$$
\begin{aligned}
& \text { Cout }_{i}=\left(\text { Cout }_{i-1} \cdot \text { C1 }_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right) \\
& \text { Cout }_{i+1}=\left(\text { Cout }_{i} \cdot C 1_{i+1}\right)+\left({\left.\overline{\text { Cout }_{i}} \cdot C 0_{i+1}\right)}\right. \\
& \text { Cout }_{2}=\left(\text { Cout }_{1} \cdot \text { C1 }_{2}\right)+\left(\overline{\text { Cout }_{1}} \cdot \text { C }_{2}\right) \\
& \text { Cout }_{3}=\left(\text { Cout }_{2} \cdot \text { C1 }_{3}\right)+\left(\overline{\text { Cout }_{2}} \cdot \text { C }_{3}\right) \\
& =\left(\left(\left(\text { Cout }_{1} \cdot C 1_{2}\right)+\left(\overline{\text { Cout }_{1}} \cdot C 0_{2}\right)\right) \cdot C 1_{3}\right) \\
& +\left(\overline{\left.\left(\text { Cout }_{1} \cdot \mathrm{C1}_{2}\right)+\left(\overline{\text { Cout }_{1}} \cdot \mathrm{CO}_{2}\right)\right)} \cdot \mathrm{CO}_{3}\right) \\
& \left(\left(\left(\text { Cout }_{1} \cdot \text { C1 }_{2}\right)+\left(\overline{\text { Cout }_{1}} \cdot \text { C }_{2}\right)\right) \cdot C 1_{3}\right) \\
& =\left(C 1_{3} C 1_{2} \text { Cout }_{1}+C 1_{3} C 0_{2} \overline{\text { Cout }}_{1}\right) \\
& \left(\left(\overline{\left(\text { Cout }_{1} \cdot \text { C }_{2}\right)} \cdot \overline{\left(\overline{\text { Cout }_{1}} \cdot \text { C }_{2}\right)}\right) \cdot \text { C }_{3}\right) \\
& =\left(\left(\left({\overline{\text { Cout }_{1}}}_{1}+\overline{\mathrm{C1}_{2}}\right) \cdot\left(\text { Cout }_{1}+\overline{\mathrm{CO}_{2}}\right)\right) \cdot \mathrm{CO}_{3}\right)
\end{aligned}
$$

$$
\begin{aligned}
& =\left(\overline{C 1}_{2} \text { Cout }_{1}+\overline{C_{0}} \overline{\text { Cout }}_{1}\right) \cdot C 0_{3} \\
& =\left(\mathrm{CO}_{3} \overline{\mathrm{C1}_{2}} \text { Cout }_{1}+\mathrm{CO}_{3} \overline{\mathrm{CO}_{2}} \overline{\text { Cout }}_{1}\right)
\end{aligned}
$$

## FPGA Carry Chain Cell



$$
\begin{aligned}
& =\left(\overline{C 1}_{2} \text { Cout }_{1}+\overline{C 0}_{2} \overline{\text { Cout }}_{1}\right) \cdot C 0_{3}
\end{aligned}
$$

$\left(\mathrm{C1}_{3} \mathrm{C1}_{2}+\mathrm{CO}_{3} \overline{\mathrm{C}}_{2}\right)$ Cout $_{1}+\left(\mathrm{C1}_{3} \mathrm{CO}_{2}+\mathrm{CO}_{3} \overline{\mathrm{CO}}_{2}\right) \overline{\mathrm{Cout}}_{1}$

## FPGA Carry Chain Cell



## FPGA Carry Chain Cell



$$
\begin{aligned}
& \text { Cout }_{i}=\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right) \\
& \text { Cout }_{i+1}=\left(\text { Cout }_{i} \cdot C 1_{i+1}\right)+\left({\left.\overline{\text { Cout }_{i}} \cdot C 0_{i+1}\right)}_{\text {Cout }_{i+1}}=\left(\left[\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)\right] \cdot C 1_{i+1}\right)\right. \\
& \\
& \quad+\left(\overline{\left[\left(\text { Cout }_{i-1} \cdot C 1_{i}\right)+\left(\overline{\text { Cout }_{i-1}} \cdot C 0_{i}\right)\right]} \cdot C 0_{i+1}\right)
\end{aligned}
$$

## References

[1] http://en.wikipedia.org/
[2] J-P Deschamps,et. al., "Sunthesis of Arithmetic Circuits", 2006

